Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add support of power management for stm32 SAES peripheral #6778

Open
wants to merge 8 commits into
base: master
Choose a base branch
from

Commits on Apr 19, 2024

  1. drivers: crypto: stm32_saes: add pm to SAES driver

    Add power management support to the SAES driver through suspend/resume
    callbacks.
    
    Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
    Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com>
    patrickdelaunay authored and tbourgoi committed Apr 19, 2024
    Configuration menu
    Copy the full SHA
    e5d7693 View commit details
    Browse the repository at this point in the history
  2. dts: stm32: add SAES dependency on RNG clock for stm32mp13

    Adds missing RNG clock resource in SAES and PKA nodes in stm32mp13
    SoC DTSI files.
    
    Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com>
    Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
    tbourgoi committed Apr 19, 2024
    Configuration menu
    Copy the full SHA
    763c9a4 View commit details
    Browse the repository at this point in the history
  3. drivers: crypto: stm32_saes: SAES depends on RNG clock

    Fixes missing dependency of SAES device on RNG clock.
    
    Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
    Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com>
    tbourgoi committed Apr 19, 2024
    Configuration menu
    Copy the full SHA
    b1ad38a View commit details
    Browse the repository at this point in the history
  4. plat-stm32mp1: conf: disable CRYP when SAES is enable on STM32MP13.

    override value of CFG_STM32_CRYP to n when CFG_STM32_SAES=y.
    OP-TEE crypto framework can only register one AES accelerator.
    If CRYP and SAES are probed, OP-TEE will panic.
    
    Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com>
    tbourgoi committed Apr 19, 2024
    Configuration menu
    Copy the full SHA
    c28e6ef View commit details
    Browse the repository at this point in the history
  5. fixup! plat-stm32mp1: conf: disable CRYP when SAES is enable on STM32…

    …MP13.
    
    fix typos
    
    Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com>
    tbourgoi committed Apr 19, 2024
    Configuration menu
    Copy the full SHA
    5db41f5 View commit details
    Browse the repository at this point in the history
  6. fixup! drivers: crypto: stm32_saes: add pm to SAES driver

    remove rng clock, introduce in next commit
    
    Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com>
    tbourgoi committed Apr 19, 2024
    Configuration menu
    Copy the full SHA
    adc2c74 View commit details
    Browse the repository at this point in the history
  7. drivers: crypto: stm32_saes: SAES depends on RNG clock

    add rng clock
    
    Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com>
    tbourgoi committed Apr 19, 2024
    Configuration menu
    Copy the full SHA
    fc3241e View commit details
    Browse the repository at this point in the history
  8. drivers: stm32_saes: remove probe verification on base address

    An assert was used to ensure we only probe one instance of SAES.
    It can create an error if the probe is deferred.
    Remove assert as it can create an error and the probe will fail when
    registering in the crypto framework.
    
    Fixes: 4320f5c ("crypto: stm32: SAES cipher support")
    Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com>
    tbourgoi committed Apr 19, 2024
    Configuration menu
    Copy the full SHA
    942d9f6 View commit details
    Browse the repository at this point in the history