Max Destil's Advanced VLSI Design course project portfolio. See link for course description.
verilog
digital-signal-processing
pipelining
modelsim
parallel-processing
quartus-prime
filter-architectures
-
Updated
Apr 22, 2024 - MATLAB