Skip to content
View noemiabril's full-sized avatar
Block or Report

Block or report noemiabril

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Minimig-AGA_MiSTer-DE10-Standard Minimig-AGA_MiSTer-DE10-Standard Public

    Amiga AGA Core for MiSTer DE10-Standard

    Verilog 2

  2. ZXnextSRAM_MiSTer-DE10-Nano ZXnextSRAM_MiSTer-DE10-Nano Public

    VHDL 1

  3. Minimig-AGA_SoCkit Minimig-AGA_SoCkit Public

    Forked from somhi/Minimig-AGA_SoCkit

    Minimig for SoCkit (MiSTer)

    Verilog 1

  4. MSX1_MiSTer-Arrow_SoCkit MSX1_MiSTer-Arrow_SoCkit Public

    Molekula's MSX1 for Arrow_SoCkit

    VHDL 1

  5. Minimig-AGA_MiSTer-Arrow_SoCkit Minimig-AGA_MiSTer-Arrow_SoCkit Public

    Minimig AGA for Arrow SoCkit

    Verilog 1

  6. MSX1FPGA MSX1FPGA Public

    Fabio Belavenuto MSX1FPGA Core ported from MiSTer by Yo_Me & Benitoss.. Now ported to Arrow SoCKit DevKit Board

    VHDL 1