Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

arch-riscv: Fix viota instruction #1137

Merged
merged 1 commit into from
May 20, 2024
Merged

arch-riscv: Fix viota instruction #1137

merged 1 commit into from
May 20, 2024

Conversation

QQeg
Copy link

@QQeg QQeg commented May 15, 2024

This commit fixes and refactors the implementation of viota. It also overrides the generateDisassembly function in viota's macro/micro to correctly print out the instruction when tacing/debugging.

For example, it changes from:
viota_m vd, vd, vs2, v0.t
to:
viota_m vd, vs2, v0.t

Change-Id: I6339a806db7c638f418533db57e44f4a76d609f9

This commit fixes and refactors the implementation of viota.
It also overrides the generateDisassembly function in viota's macro/micro
to correctly print out the instruction when tacing/debugging.
For example, it changes from:
viota_m vd, vd, vs2, v0.t
to:
viota_m vd, vs2, v0.t

Change-Id: I6339a806db7c638f418533db57e44f4a76d609f9
@ivanaamit ivanaamit added the arch-riscv The RISC-V ISA label May 15, 2024
@BobbyRBruce BobbyRBruce merged commit 1392433 into gem5:develop May 20, 2024
35 checks passed
BobbyRBruce pushed a commit to BobbyRBruce/gem5 that referenced this pull request May 25, 2024
This commit fixes and refactors the implementation of viota. It also
overrides the generateDisassembly function in viota's macro/micro to
correctly print out the instruction when tacing/debugging.

For example, it changes from:
viota_m vd, vd, vs2, v0.t
to:
viota_m vd, vs2, v0.t
BobbyRBruce pushed a commit to BobbyRBruce/gem5 that referenced this pull request Jun 7, 2024
This commit fixes and refactors the implementation of viota. It also
overrides the generateDisassembly function in viota's macro/micro to
correctly print out the instruction when tacing/debugging.

For example, it changes from:
viota_m vd, vd, vs2, v0.t
to:
viota_m vd, vs2, v0.t
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
arch-riscv The RISC-V ISA
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

4 participants