Skip to content
View brown9804's full-sized avatar
Block or Report

Block or report brown9804

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. ImgVideoRecognition_System-ARUBA_HPE_Switch ImgVideoRecognition_System-ARUBA_HPE_Switch Public

    The next project is carried out using an HPE idea for the electrical engineering graduation project. The main objective is to develop an algorithm using Python and other tools such as OpenCV for th…

    Python 1

  2. MS-O365_LPath MS-O365_LPath Public

    This repository contains the basic knowledge that I believe is required to work within Microsoft General Technologies. Excel, Forms, Planner, Power Apps, Power BI, Sharepoint

    Python 2

  3. NexysDDR4-RISC-V_picorv32 NexysDDR4-RISC-V_picorv32 Public

    Using VIVADO, Nexys DDR 4 board with RISC-V PicoRV32 CPU

    Verilog 2 4

  4. ROS-NODE-Image_Segmentation_Project ROS-NODE-Image_Segmentation_Project Public

    Developing a ROS node for image segmentation from camera sensor input to simplify image analysis.

    Makefile

  5. Verilog_Different_Arch Verilog_Different_Arch Public

    Developing different projects in order to understand how the Icarus Verilog tools work with GTKWave and Yosys.

    Verilog 2

  6. PCIe_physical_layer PCIe_physical_layer Public

    Implementation of the PCIe physical layer

    Verilog 22 6