😄
Entrepreneur, researcher, developer, composer.
Avid GitHub user: over 5,000 commits since 2013!
-
Silimate, Inc.
- San Francisco, CA
- akashlevy.com
- akashlevy
- in/akashlevy
- @akashlevy
- akashlevy
Highlights
- Pro
Block or Report
Block or report akashlevy
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
-
NEM-Relay-CAD
NEM-Relay-CAD PublicParametric NEM relay design with layout generation (KLayout: GDSII, DXF), FEM (Ansys/COMSOL), SPICE models, Liberty models, and more
-
NEM-Relay-CGRA
NEM-Relay-CGRA PublicJade CGRA using NEM relay interconnect fabric. Related repositories: NEM-Relay-CGRA-Flow, NEM-Relay-CAD
-
WP-RRAM-SPICE-Model
WP-RRAM-SPICE-Model PublicA well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.