Skip to content
View akarxxx1030's full-sized avatar
20 followers · 5 following

Achievements

Achievement: Pull Shark
BetaSend feedback

Achievements

Achievement: Pull Shark
BetaSend feedback
Block or Report

Block or report akarxxx1030

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
akarxxx1030/README.md

Hello there! 👋

I'm Aakarsh Vinay, on a quest through the world of Electronics & Communication 🌐. My academic journey revolves around Electronic Design Automation, Computer Architecture, and Digital Design within the vast VLSI landscape 🧩.

🎨 I'm not just a tech enthusiast, but also an art aficionado, proudly representing both a guitarist 🎸 and a devoted djent-mag 🎧.

🎶 My musical explorations have taught me the value of patience and the rewards of dedicated skill development.

💪 I firmly believe in the power of deliberate actions and the art of shaping mindsets to create positive environments.

🚀 As a team leader, I thrive on building strong relationships and igniting the flames of creativity in those around me.

🌟 I'm always up for meaningful conversations with like-minded individuals who are passionate about making a difference!

Join me in the RISCV Revolution 🚀 and let's shape the future together! 🌌

Pinned

  1. 100DaysOfTLV 100DaysOfTLV Public

    Hey There! Welcome to my journey of dissecting and exploring the corners of Transaction Level Verilog HDL! 100 days of building and experimenting!

    TL-Verilog 4

  2. pes_karatsuba_multiplier pes_karatsuba_multiplier Public

    This repo includes all the files related to the design of a 32-bit multiplier invigorated with the Karatsuba Algorithm on Hardware Description Language SystemVerilog.

    Verilog

  3. TapeoutSzn TapeoutSzn Public

    The road to tapeout is real. Welcome to my assignment hub! Physical Design w/ASICs Aug-Dec'23

    C 1

  4. MPI-Memento MPI-Memento Public

    Involves a brief list of Message Passing Interface (MPI) programs I had worked on in my Summer School at IIT Palakkad, June 2023.

    C

  5. diablo diablo Public

    Forked from skudlur/diablo

    diablo is an Out-Of-Order 64-bit RISC-V processor

    SystemVerilog