Skip to content
View Ideasay's full-sized avatar
  • China
Block or Report

Block or report Ideasay

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Course-AdvancedVLSI-EccDeisgn Course-AdvancedVLSI-EccDeisgn Public

    Error Correcting Code Engine with hamming and RS

    Verilog 2 2

  2. SSDsim_Hot_Cold_Separation SSDsim_Hot_Cold_Separation Public

    LRU/K-means implementation for hot/cold data separation in SSDsim

    C 2

  3. Course-FundamentalsOfDigitalLogic-ImplementCertainFormula Course-FundamentalsOfDigitalLogic-ImplementCertainFormula Public

    收录本学期数字逻辑基础课程pj_3(FDU) 使用一个alu完成y = (a + 2) xor (a +b);

    Verilog 1

  4. Course-PerlHomework Course-PerlHomework Public

    包含一些perl小作业没啥意义,瞎写一通.

    Perl 1

  5. Course-VLSI-ConfigurableFIRFilter Course-VLSI-ConfigurableFIRFilter Public

    Verilog 1

  6. Course-CalculatingFractalFigures Course-CalculatingFractalFigures Public

    course homework of Parallel computing

    C++ 1