vivado-hls
Here are 67 public repositories matching this topic...
-
Updated
Apr 25, 2022 - C++
Dionysios Diamantopoulos Web Edition
-
Updated
Aug 3, 2021 - JavaScript
Course Project for CS577, Using keras2c to make machine learning model vivado synthesizable
-
Updated
May 10, 2024 - Ada
Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis
-
Updated
Apr 11, 2024
-
Updated
Apr 11, 2021 - C++
This implementation of RSA is on an FPGA platform to test the performance of the algorithm in terms of latency as a comparison to AES
-
Updated
Oct 19, 2018 - C++
FPGA Cryptography for High-Level Synthesis
-
Updated
Aug 3, 2021 - C++
Inference Design, Behavioral simulations, and Hardware Implementation.
-
Updated
May 26, 2021 - Verilog
An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers on FPGAs
-
Updated
Sep 13, 2022 - C++
Course taken by Dr Chandan Karfa of Dept. of CSE, IIT Guwahati.
-
Updated
Mar 23, 2023 - C++
-
Updated
Mar 18, 2018 - Tcl
Simple tutorials for getting started with programming on Trenz ArduZynq boards.
-
Updated
Sep 17, 2019
University of Pittsburgh ECE 1195
-
Updated
Apr 16, 2023 - VHDL
Designing local adaptive thresholding using integral images from scratch. "Efficient Implementation of Local Adaptive Thresholding Techniques Using Integral Images" by Faisal Shafait, Daniel Keysers, Thomas M. Breuel was used as guideline.
-
Updated
Aug 13, 2018 - C++
A Vivado HLS project generator
-
Updated
Dec 14, 2019 - Python
High level synthesis projects and practices
-
Updated
Apr 13, 2021 - C++
running ANN on an FPGA
-
Updated
Jan 11, 2023 - SystemVerilog
Improve this page
Add a description, image, and links to the vivado-hls topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vivado-hls topic, visit your repo's landing page and select "manage topics."