Digital logic design tool and simulator
-
Updated
May 28, 2024 - Java
Digital logic design tool and simulator
A 16-Bit computer(C.I.S.C) with 38 Instructions, 2 addressing modes and a register stack.
This is an HTML/Javascript CPU simulator and assembler for the CPU I designed. Originally, I created this CPU on paper many years ago for a homework assignment in college. More recently, I implemented my design in the Logisim logic simulator, and eventually it ran on an FPGA.
Simple (glitchy) 16-bit cpu (made with logisim-evolution)
Here I've created a "little" computer architecture with a compiler that can handle any simple task
Trying to build a risc v cpu using logisim, trying is the key idea here.
This repository contains the project files and report for an ASCII letter to Morse Code converter built using only basic sequential and combinational logic circuits.
These are various files pertaining to a CPU I designed. Can be used in conjunction with my Logisim CPU youtube video series.
Implementation of a 4 bit adder with ripple carry on a bread board.
A extremely simple CPU project.
a goofy 8 bit cpu
A minimalistic single-cycle RISC-V platform for demonstrational and educational purposes in Logisim Evolution.
Nand2Tetris keyboard and screen component, composited in pure logisim/logisim evolution
Very basic computer created in Logisim Evolution.
🧀 PARM Project (Polytech ARM-based embedded processor), made as part of a school project.
Add a description, image, and links to the logisim-evolution topic page so that developers can more easily learn about it.
To associate your repository with the logisim-evolution topic, visit your repo's landing page and select "manage topics."