-
Notifications
You must be signed in to change notification settings - Fork 74k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
FPGA Implementation on TensorFlow #12538
Labels
Comments
How about implement an ops of Tensorflow using FPGA? |
ali01
added
type:feature
Feature requests
stat:contribution welcome
Status - Contributions welcome
labels
Aug 28, 2017
Related: #8820 |
copybara-service bot
pushed a commit
that referenced
this issue
May 15, 2024
Imported from GitHub PR openxla/xla#12538 Copybara import of the project: -- 78d74154a1693426014eef2940e759d1e36902ed by Ilia Sergachev <isergachev@nvidia.com>: [GPU] Fix OSS compilation of previously disabled tests. Merging this change closes #12538 FUTURE_COPYBARA_INTEGRATE_REVIEW=openxla/xla#12538 from openxla:fix_test_compilation 78d74154a1693426014eef2940e759d1e36902ed PiperOrigin-RevId: 634103233
copybara-service bot
pushed a commit
that referenced
this issue
May 16, 2024
Imported from GitHub PR openxla/xla#12538 Copybara import of the project: -- 78d74154a1693426014eef2940e759d1e36902ed by Ilia Sergachev <isergachev@nvidia.com>: [GPU] Fix OSS compilation of previously disabled tests. Merging this change closes #12538 FUTURE_COPYBARA_INTEGRATE_REVIEW=openxla/xla#12538 from openxla:fix_test_compilation 78d74154a1693426014eef2940e759d1e36902ed PiperOrigin-RevId: 634103233
copybara-service bot
pushed a commit
that referenced
this issue
May 16, 2024
Imported from GitHub PR openxla/xla#12538 Copybara import of the project: -- 78d74154a1693426014eef2940e759d1e36902ed by Ilia Sergachev <isergachev@nvidia.com>: [GPU] Fix OSS compilation of previously disabled tests. Merging this change closes #12538 PiperOrigin-RevId: 634248275
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Labels
Hi all,
Recently, I read some papers about implementing Intel Xeon Phi on Tensorflow. Therefore, I want to make TensorFlow support FPGA board. But there is no information in Google and other forum/community.
For my understanding, we should implement the FPGA supporting in a class of TensorFlow which distributes tasks to different devices (like GPU/CPU). Is possible that implementing the FPGA supporting in that class? Or is there any good suggestions to make the progress to support FPGA on TensorFlow?
I am looking forward any help or advice!
Thanks,
Kevin
The text was updated successfully, but these errors were encountered: