{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"linux","owner":"litex-hub","isFork":true,"description":"Linux kernel source tree","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":2,"issueCount":0,"starsCount":5,"forksCount":52253,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-10T11:25:08.999Z"}},{"type":"Public","name":"litespi","owner":"litex-hub","isFork":false,"description":"Small footprint and configurable SPI core","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":3,"issueCount":13,"starsCount":36,"forksCount":21,"license":"BSD 2-Clause \"Simplified\" License","participation":[0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,2,0,1,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-08T16:37:57.378Z"}},{"type":"Public","name":"pythondata-cpu-vexriscv_smp","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files for VexRiscv SMP CPU (for use with LiteX). ","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":4,"starsCount":3,"forksCount":11,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,2,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:14:07.830Z"}},{"type":"Public","name":"pythondata-cpu-vexriscv","owner":"litex-hub","isFork":true,"description":"Python module containing verilog files for vexriscv cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":3,"issueCount":0,"starsCount":7,"forksCount":37,"license":"MIT License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:14:04.274Z"}},{"type":"Public","name":"pythondata-cpu-serv","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files for serv cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":2,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:14:02.420Z"}},{"type":"Public","name":"pythondata-cpu-rocket","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files for rocket cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":7,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,1,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:59.032Z"}},{"type":"Public","name":"pythondata-cpu-picorv32","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files for picorv32 cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:57.491Z"}},{"type":"Public","name":"pythondata-cpu-naxriscv","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files/generators for NaxRiscv CPU (for use with LiteX). ","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"MIT License","participation":[0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:54.396Z"}},{"type":"Public","name":"pythondata-cpu-minerva","owner":"litex-hub","isFork":false,"description":"Python module containing sources files for minerva cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"BSD 2-Clause \"Simplified\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:52.078Z"}},{"type":"Public","name":"pythondata-cpu-ibex","owner":"litex-hub","isFork":false,"description":"Python module containing system_verilog files for ibex cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":2,"forksCount":3,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:49.588Z"}},{"type":"Public","name":"pythondata-cpu-cva6","owner":"litex-hub","isFork":false,"description":"Python module containing system_verilog files for cva6 cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":2,"forksCount":4,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:47.369Z"}},{"type":"Public","name":"pythondata-cpu-cva5","owner":"litex-hub","isFork":false,"description":"Python module containing system_verilog files for cva5 cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:44.442Z"}},{"type":"Public","name":"pythondata-cpu-cv32e41p","owner":"litex-hub","isFork":false,"description":"Python module containing system_verilog files for cv32e41p cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:42.520Z"}},{"type":"Public","name":"pythondata-cpu-cv32e40p","owner":"litex-hub","isFork":false,"description":"Python module containing system_verilog files for cv32e40p cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":6,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:40.546Z"}},{"type":"Public","name":"pythondata-cpu-blackparrot","owner":"litex-hub","isFork":false,"description":"Python module containing system_verilog files for blackparrot cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":3,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:37.597Z"}},{"type":"Public","name":"pythondata-cpu-microwatt","owner":"litex-hub","isFork":false,"description":"Python module containing vhdl files for microwatt cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"Creative Commons Attribution Share Alike 4.0 International","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:35.585Z"}},{"type":"Public","name":"pythondata-cpu-marocchino","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files for marocchino cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Mozilla Public License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:33.716Z"}},{"type":"Public","name":"pythondata-cpu-mor1kx","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files for mor1kx cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Mozilla Public License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:30.945Z"}},{"type":"Public","name":"pythondata-cpu-lm32","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files for lm32 cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Eclipse Public License 1.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:28.788Z"}},{"type":"Public","name":"pythondata-misc-usb_ohci","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files for the Spinal-HDL USB OHCI core (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:26.910Z"}},{"type":"Public","name":"pythondata-misc-tapcfg","owner":"litex-hub","isFork":false,"description":"Python module containing data files for tapcfg misc (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:24.962Z"}},{"type":"Public","name":"litex-boards","owner":"litex-hub","isFork":false,"description":"LiteX boards files","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":10,"issueCount":27,"starsCount":352,"forksCount":273,"license":"BSD 2-Clause \"Simplified\" License","participation":[6,0,1,3,1,2,2,8,5,2,0,17,0,2,9,8,6,9,10,12,4,17,2,0,0,2,5,4,5,5,5,1,3,2,6,0,3,14,5,2,5,29,9,5,1,11,1,0,5,1,1,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:21.853Z"}},{"type":"Public","name":"pythondata-software-compiler_rt","owner":"litex-hub","isFork":false,"description":"Python module containing data files for compiler_rt software (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:12:44.900Z"}},{"type":"Public","name":"pythondata-software-picolibc","owner":"litex-hub","isFork":false,"description":"Python module containing data files for picolibc software (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":2,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:12:42.948Z"}},{"type":"Public","name":"zephyr-on-litex-vexriscv","owner":"litex-hub","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":3,"starsCount":11,"forksCount":9,"license":"BSD 2-Clause \"Simplified\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T13:25:16.990Z"}},{"type":"Public","name":"linux-on-litex-vexriscv","owner":"litex-hub","isFork":false,"description":"Linux on LiteX-VexRiscv","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":3,"issueCount":64,"starsCount":547,"forksCount":172,"license":"BSD 2-Clause \"Simplified\" License","participation":[1,0,1,0,0,0,9,2,0,0,0,5,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-21T13:03:56.936Z"}},{"type":"Public","name":"pythondata-auto","owner":"litex-hub","isFork":false,"description":"Scripts which automate the creation of the `litex.data` Python modules from various git repositories.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":9,"starsCount":4,"forksCount":10,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T10:11:10.048Z"}},{"type":"Public","name":"opensbi","owner":"litex-hub","isFork":true,"description":"RISC-V Open Source Supervisor Binary Interface","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":472,"license":"Other","participation":[3,2,1,18,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-21T16:30:40.563Z"}},{"type":"Public","name":"pythondata-cpu-vexiiriscv","owner":"litex-hub","isFork":false,"description":"Python module containing verilog files/generators for VexiiRiscv CPU (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-20T07:14:31.930Z"}},{"type":"Public","name":"wishbone-utils","owner":"litex-hub","isFork":false,"description":"Utilities for working with a Wishbone bus in an embedded device","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":3,"issueCount":16,"starsCount":40,"forksCount":12,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-31T01:38:01.010Z"}}],"repositoryCount":54,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}