{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":27425638,"defaultBranch":"stable","name":"gem5","ownerLogin":"gem5","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2014-12-02T09:46:00.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/1524926?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1717508143.0","currentOid":""},"activityList":{"items":[{"before":"5cfad84a988bd3df7dedbfb858eb69906b22eaf9","after":"3cfc550fc05ef6c96962b2efb60f8da07399c457","ref":"refs/heads/develop","pushedAt":"2024-06-09T21:08:54.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"powerjg","name":"Jason Lowe-Power","path":"/powerjg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/109596?s=80&v=4"},"commit":{"message":"arch-arm,mem: Don't hardcode secure mode accesses for semihosting (#1200)\n\nWhen accessing memory using functionalAccess(), the MMU could tell us to\r\nuse a nonsecure access even though the CPU is operating in secure mode.\r\nI noticed this while trying to run a simple semihosting hello world with\r\nthe MMU+caches enabled and the semihosting calls ended up reading from\r\nmemory instead of the caches due to an S/NS mismatch.\r\n\r\nSee also https://github.com/gem5/gem5/pull/1198 which happens to also\r\nmask the issue I saw, but I believe both changes are needed.\r\n\r\nChange-Id: I9e6b9839b194fbd41938e2225449c74701ea7fee","shortMessageHtmlLink":"arch-arm,mem: Don't hardcode secure mode accesses for semihosting (#1200"}},{"before":"ec5881ec4e65120a388ed431149f6de9724909aa","after":"5cfad84a988bd3df7dedbfb858eb69906b22eaf9","ref":"refs/heads/develop","pushedAt":"2024-06-08T05:33:56.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"arch-riscv: correctly set dynamic VLEN for all arith instructions (#1187)\n\nSome arithmetic instructions of the riscv vector extension where still\r\nusing the default VLEN=256 instead of the dynamic one through the\r\ninherited `vlen` attribute. Most of them only use this to calculate the\r\neffective index for the mask element like so:\r\n\r\n```\r\nuint32_t ei = i + vtype_VLMAX(vtype, vlen, true) * this->microIdx;\r\nif (this->vm || elem_mask(v0, ei)) {\r\n...\r\n```\r\n\r\nThis means that instructions will wrongly compute the mask index in the\r\nsecond and subsequent micro instructions (`microIdx` > 0). This commit\r\nfixes this by adding the corresponding `set_vlen` snippet to the\r\naffected instruction formats.\r\n\r\nChange-Id: Ib041de972d6938490741a9fb4c214a6a5172c34e","shortMessageHtmlLink":"arch-riscv: correctly set dynamic VLEN for all arith instructions (#1187"}},{"before":"8e5fbcbbbb8fb3b1d3ab37dba5d08fb09c9f0b27","after":"ec5881ec4e65120a388ed431149f6de9724909aa","ref":"refs/heads/develop","pushedAt":"2024-06-07T07:59:29.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"giactra","name":"Giacomo Travaglini","path":"/giactra","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12021886?s=80&v=4"},"commit":{"message":"arch-arm: avoid using an uninitialized variable use in MMU walks (#1198)\n\nWhile running a simple Arm32 binary, I noticed that all memory\r\ntransactions were being marked as NS instead of S once I turn on the MMU\r\n(even though the page tables have the NS bit set to zero). The result of\r\nthis was that semihosting calls were failing since they were using\r\nfunctional accesses with the SECURE flag set, but the caches only\r\ncontained NS tagged entries so these accesses always read stale values\r\nfrom DRAM.\r\n\r\nDigging through the Arm MMU code it appears that the NS bit lookup was\r\nbeing keyed of the `secureLookup` flag which is only used for long\r\ndescriptors. I believe 0c28712f51f5b0748c3afd5b287969ceb615ea8d should\r\nhave used isSecure instead of secureLookup. To avoid using these\r\nuninitialized values in the future I wrapped the LPAE state in a\r\nstd::optional to ensure that it is only accessed once initialized.\r\n\r\nChange-Id: Ibc406ed3f4cfa768f470e34a5eca3c1a2bf45cd8","shortMessageHtmlLink":"arch-arm: avoid using an uninitialized variable use in MMU walks (#1198)"}},{"before":"abbb94af8bf6aa31e2ee3571ed723ab01960fe8f","after":"8e5fbcbbbb8fb3b1d3ab37dba5d08fb09c9f0b27","ref":"refs/heads/develop","pushedAt":"2024-06-06T08:57:36.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"giactra","name":"Giacomo Travaglini","path":"/giactra","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12021886?s=80&v=4"},"commit":{"message":"arch-generic: flush streams after semihosting write calls (#1202)\n\nThe SYS_WRITEC and SYS_WRITE0 calls are specified as writing to the\r\ndebug channel, so it is a reasonable expectation for these messages to\r\nbe visibile immediately after the semihosting call.\r\n\r\nChange-Id: I8e6e9a7aab593a59e82ecb9cf4603c18c7a8acbe","shortMessageHtmlLink":"arch-generic: flush streams after semihosting write calls (#1202)"}},{"before":"a764b9be1c0c4b701c8ebb8812e0eaf7a2eecec9","after":"abbb94af8bf6aa31e2ee3571ed723ab01960fe8f","ref":"refs/heads/develop","pushedAt":"2024-06-05T11:36:38.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"giactra","name":"Giacomo Travaglini","path":"/giactra","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12021886?s=80&v=4"},"commit":{"message":"dev-arm: Fix -Wdeprecated-copy warning (#1197)\n\nClang warns as follows: `warning: definition of implicit copy\r\nconstructor for 'TranslResult' is deprecated because it has a\r\nuser-declared copy assignment operator`\r\n\r\nChange-Id: Ic701d8522aac75d569f4f513f54de91f76a17e48","shortMessageHtmlLink":"dev-arm: Fix -Wdeprecated-copy warning (#1197)"}},{"before":"40ef8f3afbb164dcf8cf52d339a7ce1e0692575f","after":"a764b9be1c0c4b701c8ebb8812e0eaf7a2eecec9","ref":"refs/heads/develop","pushedAt":"2024-06-04T17:26:53.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"Revert \"arch-x86: Fix TLB Assertion Error on CFLUSH\" (#1196)\n\nReverts gem5/gem5#1080 as it is not a good fix.","shortMessageHtmlLink":"Revert \"arch-x86: Fix TLB Assertion Error on CFLUSH\" (#1196)"}},{"before":"500bdc53022bc504197e060f6d9fd28e8eb6d0ae","after":"40ef8f3afbb164dcf8cf52d339a7ce1e0692575f","ref":"refs/heads/develop","pushedAt":"2024-06-04T15:40:41.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"dev: Remove an extra file in virtio (#1191)\n\n`src/dev/virtio/VirtIORng 2.py` is identical to\r\n`src/dev/virtio/VirtIORng.py`, and the former does not appear in any\r\nbuild script.\r\n\r\nChange-Id: I9c5f1b1a3809d1c7028b630c32310e540613e232\r\n\r\nSigned-off-by: Hoa Nguyen ","shortMessageHtmlLink":"dev: Remove an extra file in virtio (#1191)"}},{"before":"18a5ef9d9945a0ef327c86df091e9fdcb16dff54","after":null,"ref":"refs/heads/dependabot/pip/develop/tqdm-4.66.4","pushedAt":"2024-06-04T13:35:43.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"}},{"before":"8c98dcb7cf50c0602e3f4091469848c77601e740","after":"500bdc53022bc504197e060f6d9fd28e8eb6d0ae","ref":"refs/heads/develop","pushedAt":"2024-06-04T13:35:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"misc: bump tqdm from 4.66.3 to 4.66.4 (#1192)\n\nBumps [tqdm](https://github.com/tqdm/tqdm) from 4.66.3 to 4.66.4.\r\n\r\nSigned-off-by: dependabot[bot] \r\nCo-authored-by: dependabot[bot] <49699333+dependabot[bot]@users.noreply.github.com>","shortMessageHtmlLink":"misc: bump tqdm from 4.66.3 to 4.66.4 (#1192)"}},{"before":"937bf4e35c0dd465bbfc83f03dee5fa9306ddbf4","after":null,"ref":"refs/heads/dependabot/pip/develop/pre-commit-3.7.1","pushedAt":"2024-06-04T13:35:00.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"}},{"before":"dad5c7b6f7434ec7668192edffad83bc31a1d5f7","after":"8c98dcb7cf50c0602e3f4091469848c77601e740","ref":"refs/heads/develop","pushedAt":"2024-06-04T13:34:53.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"misc: bump pre-commit from 3.7.0 to 3.7.1 (#1193)\n\nBumps [pre-commit](https://github.com/pre-commit/pre-commit) from 3.7.0\r\nto 3.7.1.\r\n\r\nSigned-off-by: dependabot[bot] \r\nCo-authored-by: dependabot[bot] <49699333+dependabot[bot]@users.noreply.github.com>","shortMessageHtmlLink":"misc: bump pre-commit from 3.7.0 to 3.7.1 (#1193)"}},{"before":"4268f28779f247b4f42c3746ed87b631d4a8816d","after":"a8b1eac6145327aee85a35da9405afdb04abaa13","ref":"refs/heads/revert-1080-cflush-assertion-fix","pushedAt":"2024-06-04T13:32:12.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"arch-x86: Revert: Fix TLB Assertion Error on CFLUSH (#1080)\n\nThis reverts commit dad5c7b6f7434ec7668192edffad83bc31a1d5f7.\n\nChange-Id: I91543358703cfd6dfb300c3e79582987c0714a37","shortMessageHtmlLink":"arch-x86: Revert: Fix TLB Assertion Error on CFLUSH (#1080)"}},{"before":null,"after":"4268f28779f247b4f42c3746ed87b631d4a8816d","ref":"refs/heads/revert-1080-cflush-assertion-fix","pushedAt":"2024-06-03T21:06:51.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"Revert \"arch-x86: Fix TLB Assertion Error on CFLUSH (#1080)\"\n\nThis reverts commit dad5c7b6f7434ec7668192edffad83bc31a1d5f7.","shortMessageHtmlLink":"Revert \"arch-x86: Fix TLB Assertion Error on CFLUSH (#1080)\""}},{"before":"5d3f1c3316f8588fd332a1a936ba184499117918","after":"dad5c7b6f7434ec7668192edffad83bc31a1d5f7","ref":"refs/heads/develop","pushedAt":"2024-06-03T17:17:10.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"arch-x86: Fix TLB Assertion Error on CFLUSH (#1080)\n\nFixed the assertion statement in the cpu's translation.hh file so that\r\nit doesn't fail the assertion if the cache is clean.\r\n\r\nI compile this c code to `test`\r\n```c\r\n#include \r\n\r\nstatic inline void clflush(volatile void *p) {\r\n __asm__ volatile (\"clflush (%0)\" : : \"r\"(p) : \"memory\");\r\n}\r\n\r\nint main() {\r\n int data = 42; // Example variable\r\n\r\n printf(\"Value before clflush: %d\\n\", data);\r\n\r\n clflush(&data);\r\n\r\n printf(\"Value after clflush: %d\\n\", data);\r\n\r\n return 0;\r\n}\r\n```\r\nAnd run it with this script\r\n`./build/X86/gem5.opt configs/learning_gem5/part1/two_level.py ./test`\r\nIn order to verify that it no longer fails the assertion check.\r\n\r\nGitHub Issue: #862 \r\nChange-Id: I6004662e7c99f637ba0ddb07d205d1657708e99f","shortMessageHtmlLink":"arch-x86: Fix TLB Assertion Error on CFLUSH (#1080)"}},{"before":"fe8daa85d6f00cab9312879b89353fa6ecf388f3","after":"5d3f1c3316f8588fd332a1a936ba184499117918","ref":"refs/heads/develop","pushedAt":"2024-06-03T17:03:51.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"arch-riscv: Add rvZext to BranchTarget (#1173)\n\nEnsure the upper xlen bits are all zeros\r\n\r\nChange-Id: Id81330eced907d21320bc1af85ad38fb6e95f6b1","shortMessageHtmlLink":"arch-riscv: Add rvZext to BranchTarget (#1173)"}},{"before":"3b7307182f272756bd805ca2d5f4af79efa639a0","after":"fe8daa85d6f00cab9312879b89353fa6ecf388f3","ref":"refs/heads/develop","pushedAt":"2024-06-03T15:56:32.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"arch-vega: More scratch, accvgpr instructions (#1190)\n\n- Implements the remaining scratch instruction which have corresponding\r\nflat implementations\r\n- Implements the remaining v_accvgpr instructions.","shortMessageHtmlLink":"arch-vega: More scratch, accvgpr instructions (#1190)"}},{"before":"366199639f0b982da8069b64c3c406a5f7903d7b","after":"18a5ef9d9945a0ef327c86df091e9fdcb16dff54","ref":"refs/heads/dependabot/pip/develop/tqdm-4.66.4","pushedAt":"2024-06-03T13:49:06.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"misc: bump tqdm from 4.66.3 to 4.66.4\n\nBumps [tqdm](https://github.com/tqdm/tqdm) from 4.66.3 to 4.66.4.\n- [Release notes](https://github.com/tqdm/tqdm/releases)\n- [Commits](https://github.com/tqdm/tqdm/compare/v4.66.3...v4.66.4)\n\nChange-Id: I11ac8894ec7ea23437a5479f73655911d159613f\n\n---\nupdated-dependencies:\n- dependency-name: tqdm\n dependency-type: direct:production\n update-type: version-update:semver-patch\n...\n\nChange-Id: Ia5c77a87c172d0a4be04ca5d436a5cf5bb894033\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"misc: bump tqdm from 4.66.3 to 4.66.4"}},{"before":"f552a7dad91532680d97bf873e3548a827b22b8c","after":"937bf4e35c0dd465bbfc83f03dee5fa9306ddbf4","ref":"refs/heads/dependabot/pip/develop/pre-commit-3.7.1","pushedAt":"2024-06-03T13:46:31.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"misc: bump pre-commit from 3.7.0 to 3.7.1\n\nBumps [pre-commit](https://github.com/pre-commit/pre-commit) from 3.7.0 to 3.7.1.\n- [Release notes](https://github.com/pre-commit/pre-commit/releases)\n- [Changelog](https://github.com/pre-commit/pre-commit/blob/main/CHANGELOG.md)\n- [Commits](https://github.com/pre-commit/pre-commit/compare/v3.7.0...v3.7.1)\n\nChange-Id: Idf26ddce405e02de549ac04a6f01e67f164720b9\n\n---\nupdated-dependencies:\n- dependency-name: pre-commit\n dependency-type: direct:production\n update-type: version-update:semver-patch\n...\n\nChange-Id: Idac3de715b2bbd206f461e97d6498942bd83dc7d\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"misc: bump pre-commit from 3.7.0 to 3.7.1"}},{"before":null,"after":"f552a7dad91532680d97bf873e3548a827b22b8c","ref":"refs/heads/dependabot/pip/develop/pre-commit-3.7.1","pushedAt":"2024-06-01T21:03:21.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"},"commit":{"message":"misc: bump pre-commit from 3.7.0 to 3.7.1\n\nBumps [pre-commit](https://github.com/pre-commit/pre-commit) from 3.7.0 to 3.7.1.\n- [Release notes](https://github.com/pre-commit/pre-commit/releases)\n- [Changelog](https://github.com/pre-commit/pre-commit/blob/main/CHANGELOG.md)\n- [Commits](https://github.com/pre-commit/pre-commit/compare/v3.7.0...v3.7.1)\n\n---\nupdated-dependencies:\n- dependency-name: pre-commit\n dependency-type: direct:production\n update-type: version-update:semver-patch\n...\n\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"misc: bump pre-commit from 3.7.0 to 3.7.1"}},{"before":null,"after":"366199639f0b982da8069b64c3c406a5f7903d7b","ref":"refs/heads/dependabot/pip/develop/tqdm-4.66.4","pushedAt":"2024-06-01T21:03:17.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"},"commit":{"message":"misc: bump tqdm from 4.66.3 to 4.66.4\n\nBumps [tqdm](https://github.com/tqdm/tqdm) from 4.66.3 to 4.66.4.\n- [Release notes](https://github.com/tqdm/tqdm/releases)\n- [Commits](https://github.com/tqdm/tqdm/compare/v4.66.3...v4.66.4)\n\n---\nupdated-dependencies:\n- dependency-name: tqdm\n dependency-type: direct:production\n update-type: version-update:semver-patch\n...\n\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"misc: bump tqdm from 4.66.3 to 4.66.4"}},{"before":"ef2a9110b7412cd526867dadd686e65fb3e4a5ac","after":"fd0e6acc94885aa1ef868363eebd32504c96693e","ref":"refs/heads/stable","pushedAt":"2024-05-30T17:19:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Fix daily-tests\n\n1. Typo in container.\n2. Add compression level to minimize size of generated artifact.\n\nChange-Id: I854e814162fb434ad50a64e3070b943905e4134b","shortMessageHtmlLink":"misc: Fix daily-tests"}},{"before":"a0de33110b81a59d750f8c622b2b0940b66cf206","after":"3b7307182f272756bd805ca2d5f4af79efa639a0","ref":"refs/heads/develop","pushedAt":"2024-05-30T17:16:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Fix daily-tests\n\n1. Typo in container.\n2. Add compression level to minimize size of generated artifact.\n\nChange-Id: I854e814162fb434ad50a64e3070b943905e4134b","shortMessageHtmlLink":"misc: Fix daily-tests"}},{"before":"efbfdeabd785c3b01ae66094a4d3801a390c3635","after":"a0de33110b81a59d750f8c622b2b0940b66cf206","ref":"refs/heads/develop","pushedAt":"2024-05-30T16:44:34.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"arch-vega: Fix clang comp error due to constant exp (#1183)\n\nThe lines `constexpr int B_I = std::ceil(64.0f / (N * M / H));` caused\r\nthe following compilation error in clang Version 16:\r\n\r\n```\r\nerror: constexpr variable 'B_I' must be initialized by a constant\r\nexpression\r\n```\r\n\r\n`std::ceil` is not a const expression. Therefore instances of this\r\nexpression in instructions.hh have been replaced with a constant\r\nexpression friendly alternative.\r\n\r\nThis is calling our compiler tests to fail:\r\nhttps://github.com/gem5/gem5/actions/runs/9288296434/job/25559409142\r\n\r\nChange-Id: I74da1dab08b335c59bdddef6581746a94107f370","shortMessageHtmlLink":"arch-vega: Fix clang comp error due to constant exp (#1183)"}},{"before":"7c1207d5c449dfa8639558a5449ca014e9c8705a","after":"efbfdeabd785c3b01ae66094a4d3801a390c3635","ref":"refs/heads/develop","pushedAt":"2024-05-30T16:36:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"mem-ruby: Reduce handshaking between CorePair and dir (#1117)\n\nCurrently when data is downgraded by MOESI_AMD_Base-CorePair (e.g. due\r\nto a replacement) this requires a 4-way handshake between the CorePair\r\nand the dir. Specifically, the CorePair send a message telling the dir\r\nit'd like to downgrade then, the dir sends an ACK back and then, the\r\nCorePair writes the data back, and finally, the dir ACKs the writeback.\r\nThis is very inefficient and not representative of how modern protocols\r\ndowngrade a request. Accordingly, this commits updates the downgrade\r\nsupport such that the CorePair writes back the data immediately and then\r\nthe dir ACKs it.\r\nThus, this approach requires only a 2-way handshake.\r\n\r\nChange-Id: I7ebc85bb03e8ce46a8847e3240fc170120e9fcd6\r\n\r\nCo-authored-by: Neeraj Surawar ","shortMessageHtmlLink":"mem-ruby: Reduce handshaking between CorePair and dir (#1117)"}},{"before":"bbdaae540c3745d1bc0833059ac15e0dfa388f14","after":"ef2a9110b7412cd526867dadd686e65fb3e4a5ac","ref":"refs/heads/stable","pushedAt":"2024-05-30T14:48:47.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Merge .github dir develop -> stable (#1189)","shortMessageHtmlLink":"misc: Merge .github dir develop -> stable (#1189)"}},{"before":"65b86cfac98338153936b6b308368f8edf961d3d","after":"7c1207d5c449dfa8639558a5449ca014e9c8705a","ref":"refs/heads/develop","pushedAt":"2024-05-30T14:45:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Another attempt to fix the merge-upload in for daily (#1188)\n\nChange-Id: I6a6064ec3b5be4ac1f7d6cd3c2f6c0ca62d2cfcd","shortMessageHtmlLink":"misc: Another attempt to fix the merge-upload in for daily (#1188)"}},{"before":"8404ae276bf3eed701aeeaec3cef0ed3b4f5de5b","after":"bbdaae540c3745d1bc0833059ac15e0dfa388f14","ref":"refs/heads/stable","pushedAt":"2024-05-30T11:29:55.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Sync .github dir to stable (#1185)","shortMessageHtmlLink":"misc: Sync .github dir to stable (#1185)"}},{"before":"7fa0342a7c7982967c948b346ba7077dce54efd2","after":"65b86cfac98338153936b6b308368f8edf961d3d","ref":"refs/heads/develop","pushedAt":"2024-05-30T11:27:40.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Fix daily tests merge-artifacts (#1184)","shortMessageHtmlLink":"misc: Fix daily tests merge-artifacts (#1184)"}},{"before":"b161172f65836246e18ad5ad7b51c0a4b2d08952","after":"7fa0342a7c7982967c948b346ba7077dce54efd2","ref":"refs/heads/develop","pushedAt":"2024-05-29T17:41:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"mem-cache: Fix maybe-uninitialized warning (#1179)\n\nWhen compiler tries to inline a vector construction with a default value\r\nas default constructed ReplaceableEntry. It can complain about the\r\nuninitialized member.\r\n\r\nLet's provide basic initialization to the members.\r\n\r\nExample codepath:\r\n SignaturePathV2 constructor\r\n -> GlobalHistoryEntry() as init_value to AssociativeSet\r\n -> AssociativeSet initialize vector with init_value","shortMessageHtmlLink":"mem-cache: Fix maybe-uninitialized warning (#1179)"}},{"before":"9027d5c3e258c93694bc876f942bd8c5e9da58db","after":"b161172f65836246e18ad5ad7b51c0a4b2d08952","ref":"refs/heads/develop","pushedAt":"2024-05-29T15:07:44.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"arch-arm: Fix memory attributes of table walks (#1180)\n\nThis PR is doing the following:\r\n\r\n1) Fixing memory attributes of partial translation entries (table walks)\r\n2) Properly setting the cacheability of table walks","shortMessageHtmlLink":"arch-arm: Fix memory attributes of table walks (#1180)"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEYIswyAA","startCursor":null,"endCursor":null}},"title":"Activity ยท gem5/gem5"}