Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Question] How to learn SV to understand this repo? #21

Open
Felix-Zhenghao opened this issue May 10, 2024 · 1 comment
Open

[Question] How to learn SV to understand this repo? #21

Felix-Zhenghao opened this issue May 10, 2024 · 1 comment

Comments

@Felix-Zhenghao
Copy link

I'm new to SV. My goal is to understand this repo.
What learning materials are recommended to learn SV as quickly as possible to understand this repo?
Thanks.

@adviyer
Copy link

adviyer commented May 12, 2024

SystemVerilog is largely similar to Verilog wrt this repo, so some of the stuff linked on here should be helpful:
https://wiki.advaitiyer.com/verilog/additional-resources

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants