{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":27242935,"defaultBranch":"master","name":"dynamorio","ownerLogin":"DynamoRIO","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2014-11-27T22:08:34.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/9010155?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1717814841.0","currentOid":""},"activityList":{"items":[{"before":"c3281937d1167ece657c5e5e44c9629a76a7326a","after":"db725654879dc41e33c7d5ef0991277410a2c55a","ref":"refs/heads/i2626-aarch64-missing-msr","pushedAt":"2024-06-10T08:39:37.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i2626-aarch64-missing-msr","shortMessageHtmlLink":"Merge branch 'master' into i2626-aarch64-missing-msr"}},{"before":"2842570c5ff107e551e8ec88def0b774d8dfc3d1","after":"d25d1601b5ac9e2767e0f14f89e3e24e405927e5","ref":"refs/heads/master","pushedAt":"2024-06-07T16:07:19.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"i#6662 public traces, part 5: func_id_filter_t (#6820)\n\nAdds a new filter: `func_id_filter_t` to record_filter, which filters\r\nTRACE_MARKER_TYPE_FUNC_ markers based on the function ID.\r\n\r\nThe filter is enabled by `-filter_keep_func_ids` followed by a list of\r\nintegers that represent the function IDs bound to\r\nTRACE_MARKER_TYPE_FUNC_ markers to keep in the trace.\r\nSpecifically, whenever we encounter a TRACE_MARKER_TYPE_FUNC_ID marker\r\nwhose marker value is in the list we set a per-shard flag to indicate\r\nthat all TRACE_MARKER_TYPE_FUNC_[ID | ARG | RETVAL | RETADDR] markers\r\nrelated to that function ID need to be preserved. We remove the\r\nTRACE_MARKER_TYPE_FUNC_ markers related to functions whose ID is not in\r\nthe list.\r\n\r\nThis filter can be invoked with:\r\n```\r\ndrrun -t drmemtrace -tool record_filter -filter_keep_func_ids 1,2,3,4 -indir path/to/input/trace -outdir path/to/output/trace\r\n```\r\nTo preserve TRACE_MARKER_TYPE_FUNC_ markers related to functions with\r\nID: 1, 2, 3, 4, and remove the TRACE_MARKER_TYPE_FUNC_ markers for all\r\nother ID values.\r\n\r\nWe use this filter to preserve markers related to SYS_futex functions in\r\nthe public release of traces.\r\n\r\nIssue #6662","shortMessageHtmlLink":"i#6662 public traces, part 5: func_id_filter_t (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2307050690\" data-permission-text=\"Title is private\" data-url=\"https://github.com/DynamoRIO/dynamorio/issues/6820\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/DynamoRIO/dynamorio/pull/6820/hovercard\" href=\"https://github.com/DynamoRIO/dynamorio/pull/6820\">#6820</a>)"}},{"before":"532eb0c99fdd08b8247878868e0147658d5dc465","after":null,"ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-07T16:07:19.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"}},{"before":"2764ae194215559584ac47d6b1f1acb38fceb87b","after":"c3281937d1167ece657c5e5e44c9629a76a7326a","ref":"refs/heads/i2626-aarch64-missing-msr","pushedAt":"2024-06-07T12:28:46.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i2626-aarch64-missing-msr","shortMessageHtmlLink":"Merge branch 'master' into i2626-aarch64-missing-msr"}},{"before":"24e81440da5229c0678f418607cf92758f05667c","after":"532eb0c99fdd08b8247878868e0147658d5dc465","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-06T22:05:20.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i6662-sysfutex","shortMessageHtmlLink":"Merge branch 'master' into i6662-sysfutex"}},{"before":"1be83fa4ae5801f3418b29838e10c2919a9ece47","after":"24e81440da5229c0678f418607cf92758f05667c","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-06T22:04:10.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Reintroduced comment about partitioning tool options.","shortMessageHtmlLink":"Reintroduced comment about partitioning tool options."}},{"before":"7a3c0b65a5c99e925732e556551199bda87b8299","after":null,"ref":"refs/heads/i5843-sys-switch-thresh","pushedAt":"2024-06-06T16:33:35.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"}},{"before":"d7955d54393247af7d532e8b9ad09005e3295b79","after":"2842570c5ff107e551e8ec88def0b774d8dfc3d1","ref":"refs/heads/master","pushedAt":"2024-06-06T16:33:34.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Update drmemtrace scheduler switch thresholds (#6840)\n\nChanges the drmemtrace scheduler's default context switch threshold\r\nparameters, which trigger on system call latencies, to more closely\r\nmatch observed patterns in large applications.\r\n\r\n+ Raises the non-blocking threshold to a very high level as we do not\r\nexpect many such switchs, if any, in most applications.\r\n\r\n+ Raises the blocking threshold from 100us to 500us to match switch\r\nrates seen in real applications.\r\n\r\nTested on large internal traces where the switch rate was compared to\r\nuntraced values.","shortMessageHtmlLink":"Update drmemtrace scheduler switch thresholds (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2337227285\" data-permission-text=\"Title is private\" data-url=\"https://github.com/DynamoRIO/dynamorio/issues/6840\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/DynamoRIO/dynamorio/pull/6840/hovercard\" href=\"https://github.com/DynamoRIO/dynamorio/pull/6840\">#6840</a>)"}},{"before":"d19fb7bd623e9dc418dcb6b7565a3a0c439c9988","after":"2764ae194215559584ac47d6b1f1acb38fceb87b","ref":"refs/heads/i2626-aarch64-missing-msr","pushedAt":"2024-06-06T13:48:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"Fix formatting","shortMessageHtmlLink":"Fix formatting"}},{"before":"d7955d54393247af7d532e8b9ad09005e3295b79","after":"d19fb7bd623e9dc418dcb6b7565a3a0c439c9988","ref":"refs/heads/i2626-aarch64-missing-msr","pushedAt":"2024-06-06T13:42:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"i#2626 AArch64: Add missing MSR variants\n\nExtends INSTR_CREATE_msr to be able to encode the immediate variant of\nthe MSR instruction:\n    MSR <pstatefield>, #<imm>\n\nAdds codec support for some missing pstatefields, and adds missing IR and\ndisassembly tests for MSR.\n\nIssue: #2626","shortMessageHtmlLink":"i#2626 AArch64: Add missing MSR variants"}},{"before":null,"after":"d7955d54393247af7d532e8b9ad09005e3295b79","ref":"refs/heads/i2626-aarch64-missing-msr","pushedAt":"2024-06-06T13:35:07.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"i#2626 AArch64: Mark mrs rndr[rs] instructions as writing to NZCV (#6838)\n\nThe instructions\r\n\r\nMRS <Xt>, RNDR\r\nMRS <Xt>, RNDRRS\r\n\r\nread a random number into the register Xt and set the value of NZCV to\r\nindicate whether the instruction was able to return a genuine random\r\nnumber.\r\n\r\nPreviously the codec did not set the correct eflags value to indicate\r\nthat this instruction writes to NZCV.\r\n\r\nAlso previously there wasn't an IR test for the MRS instructions so I\r\nhave added one and included a check for the eflags value in the test.\r\n\r\nAll the existing v8.0 IR tests in ir_aarch64.c which predates the\r\nTEST_LOOP* macros that we now use for instruction tests, and\r\nir_aarch64.c has its slightly different own version of the\r\ntest_instr_encoding() function so I couldn't include ir_aarch64.h in\r\nir_aarch64.c without updating the >1000 tests already there which use\r\nit. Instead I created a new file ir_aarch64_v80.c so that new v8.0\r\ninstruction tests can be created using the TEST_LOOP* macros without\r\ninterfering with existing tests.\r\n\r\nIssue: #2626","shortMessageHtmlLink":"i#2626 AArch64: Mark mrs rndr[rs] instructions as writing to NZCV (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2336174299\" data-permission-text=\"Title is private\" data-url=\"https://github.com/DynamoRIO/dynamorio/issues/6838\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/DynamoRIO/dynamorio/pull/6838/hovercard\" href=\"https://github.com/DynamoRIO/dynamorio/pull/6838\">#6838</a>"}},{"before":"c7a9583d9dea51f7ec353f6bb6f904d5a8e79c4c","after":null,"ref":"refs/heads/i2626-aarch64-mrs-rndr","pushedAt":"2024-06-06T12:58:31.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"}},{"before":"92f82004a8ad1b84920526962670f0450b7ada7e","after":"d7955d54393247af7d532e8b9ad09005e3295b79","ref":"refs/heads/master","pushedAt":"2024-06-06T12:58:31.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"i#2626 AArch64: Mark mrs rndr[rs] instructions as writing to NZCV (#6838)\n\nThe instructions\r\n\r\nMRS <Xt>, RNDR\r\nMRS <Xt>, RNDRRS\r\n\r\nread a random number into the register Xt and set the value of NZCV to\r\nindicate whether the instruction was able to return a genuine random\r\nnumber.\r\n\r\nPreviously the codec did not set the correct eflags value to indicate\r\nthat this instruction writes to NZCV.\r\n\r\nAlso previously there wasn't an IR test for the MRS instructions so I\r\nhave added one and included a check for the eflags value in the test.\r\n\r\nAll the existing v8.0 IR tests in ir_aarch64.c which predates the\r\nTEST_LOOP* macros that we now use for instruction tests, and\r\nir_aarch64.c has its slightly different own version of the\r\ntest_instr_encoding() function so I couldn't include ir_aarch64.h in\r\nir_aarch64.c without updating the >1000 tests already there which use\r\nit. Instead I created a new file ir_aarch64_v80.c so that new v8.0\r\ninstruction tests can be created using the TEST_LOOP* macros without\r\ninterfering with existing tests.\r\n\r\nIssue: #2626","shortMessageHtmlLink":"i#2626 AArch64: Mark mrs rndr[rs] instructions as writing to NZCV (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2336174299\" data-permission-text=\"Title is private\" data-url=\"https://github.com/DynamoRIO/dynamorio/issues/6838\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/DynamoRIO/dynamorio/pull/6838/hovercard\" href=\"https://github.com/DynamoRIO/dynamorio/pull/6838\">#6838</a>"}},{"before":"450f179806590b909c659441fcb81d4a0b918280","after":"c7a9583d9dea51f7ec353f6bb6f904d5a8e79c4c","ref":"refs/heads/i2626-aarch64-mrs-rndr","pushedAt":"2024-06-06T11:41:54.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i2626-aarch64-mrs-rndr","shortMessageHtmlLink":"Merge branch 'master' into i2626-aarch64-mrs-rndr"}},{"before":"96e26d133548c5b77b43f14e54b524b370f778bb","after":"1be83fa4ae5801f3418b29838e10c2919a9ece47","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-06T05:27:33.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i6662-sysfutex","shortMessageHtmlLink":"Merge branch 'master' into i6662-sysfutex"}},{"before":"8701febb82c86235afa092acbab0adb81b0e5fb4","after":"96e26d133548c5b77b43f14e54b524b370f778bb","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-06T05:26:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Removed unreachable code.","shortMessageHtmlLink":"Removed unreachable code."}},{"before":"5ab55e938d4e0b8dc4b73da18cf3d32ffbab224f","after":"8701febb82c86235afa092acbab0adb81b0e5fb4","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-06T05:19:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Addressed PR feedback.","shortMessageHtmlLink":"Addressed PR feedback."}},{"before":null,"after":"7a3c0b65a5c99e925732e556551199bda87b8299","ref":"refs/heads/i5843-sys-switch-thresh","pushedAt":"2024-06-06T03:19:07.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Update drmemtrace scheduler switch thresholds\n\nChanges the drmemtrace scheduler's default context switch threshold\nparameters, which trigger on system call latencies, to more closely\nmatch observed patterns in large applications.\n\n+ Raises the non-blocking threshold to a very high level as we do not\n  expect many such switchs, if any, in most applications.\n\n+ Raises the blocking threshold from 100us to 500us to match switch\n  rates seen in real applications.\n\nTested on large internal traces where the switch rate was compared to\nuntraced values.","shortMessageHtmlLink":"Update drmemtrace scheduler switch thresholds"}},{"before":"67b063373f0cb310cb4de682cd1260134a3b68b9","after":null,"ref":"refs/heads/iX-gwpsan","pushedAt":"2024-06-05T19:19:27.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"}},{"before":"bb6b6ff4a3fdcaa87a7028ef6dccfb22ddd34560","after":"92f82004a8ad1b84920526962670f0450b7ada7e","ref":"refs/heads/master","pushedAt":"2024-06-05T19:19:26.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Add GWPSan to the external tool list (#6839)\n\nAdds the newly-open-sourced GWPSan to the list of external tools that\r\nleverage DynamoRIO.","shortMessageHtmlLink":"Add GWPSan to the external tool list (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2336366565\" data-permission-text=\"Title is private\" data-url=\"https://github.com/DynamoRIO/dynamorio/issues/6839\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/DynamoRIO/dynamorio/pull/6839/hovercard\" href=\"https://github.com/DynamoRIO/dynamorio/pull/6839\">#6839</a>)"}},{"before":null,"after":"67b063373f0cb310cb4de682cd1260134a3b68b9","ref":"refs/heads/iX-gwpsan","pushedAt":"2024-06-05T16:37:12.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Add GWPSan to the external tool list\n\nAdds the newly-open-sourced GPSan to the list of external tools that\nleverage DynamoRIO.","shortMessageHtmlLink":"Add GWPSan to the external tool list"}},{"before":"bb6b6ff4a3fdcaa87a7028ef6dccfb22ddd34560","after":"450f179806590b909c659441fcb81d4a0b918280","ref":"refs/heads/i2626-aarch64-mrs-rndr","pushedAt":"2024-06-05T15:07:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"i#2626 AArch64: Mark mrs rndr[rs] instructions as writing to NZCV\n\nThe instructions\n\nMRS <Xt>, RNDR\nMRS <Xt>, RNDRRS\n\nread a random number into the register Xt and set the value of NZCV to\nindicate whether the instruction was able to return a genuine random\nnumber.\n\nPreviously the codec did not set the correct eflags value to indicate\nthat this instruction writes to NZCV.\n\nAlso previously there wasn't an IR test for the MRS instructions so I\nhave added one and included a check for the eflags value in the test.\n\nAll the existing v8.0 IR tests in ir_aarch64.c which predates the\nTEST_LOOP* macros that we now use for instruction tests, and\nir_aarch64.c has its slightly different own version of the\ntest_instr_encoding() function so I couldn't include ir_aarch64.h in\nir_aarch64.c without updating the >1000 tests already there which use\nit. Instead I created a new file ir_aarch64_v80.c so that new v8.0\ninstruction tests can be created using the TEST_LOOP* macros without\ninterfering with existing tests.\n\nIssue: #2626","shortMessageHtmlLink":"i#2626 AArch64: Mark mrs rndr[rs] instructions as writing to NZCV"}},{"before":null,"after":"bb6b6ff4a3fdcaa87a7028ef6dccfb22ddd34560","ref":"refs/heads/i2626-aarch64-mrs-rndr","pushedAt":"2024-06-05T15:06:17.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum (#6835)\n\nRegisters like ID_AA64ISAR0_EL1 are readable at EL0 on Linux, but are\r\nnot included in the DR_REG enum as this only includes EL0 registers.\r\n\r\nThis means that MRS instructions that read these registers will not be\r\ndisassembled in the normal way in the DR log.\r\n\r\nIssue: #2626","shortMessageHtmlLink":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2330900284\" data-permission-text=\"Title is private\" data-url=\"https://github.com/DynamoRIO/dynamorio/issues/6835\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/DynamoRIO/dynamorio/pull/6835/hovercard\" href=\"https://github.com/DynamoRIO/dynamorio/pull/6835\">#6835</a>)"}},{"before":"3cd5ccc98f705ba574491ca9ba2e9d0e8fd22cc8","after":"5ab55e938d4e0b8dc4b73da18cf3d32ffbab224f","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-05T02:52:42.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i6662-sysfutex","shortMessageHtmlLink":"Merge branch 'master' into i6662-sysfutex"}},{"before":"0a3393db5c3c0f72784f9b78953762d83f096984","after":"3cd5ccc98f705ba574491ca9ba2e9d0e8fd22cc8","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-04T19:58:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Addressed PR feedback.","shortMessageHtmlLink":"Addressed PR feedback."}},{"before":"a929e2344aedb2ddf1ed7e81f24403a7f2022892","after":null,"ref":"refs/heads/i#2626-add_aarch64_attrib_registers","pushedAt":"2024-06-04T13:09:23.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"}},{"before":"51e439fe1e13e68c6ee6460a8166c773eabf405c","after":"bb6b6ff4a3fdcaa87a7028ef6dccfb22ddd34560","ref":"refs/heads/master","pushedAt":"2024-06-04T13:09:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum (#6835)\n\nRegisters like ID_AA64ISAR0_EL1 are readable at EL0 on Linux, but are\r\nnot included in the DR_REG enum as this only includes EL0 registers.\r\n\r\nThis means that MRS instructions that read these registers will not be\r\ndisassembled in the normal way in the DR log.\r\n\r\nIssue: #2626","shortMessageHtmlLink":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2330900284\" data-permission-text=\"Title is private\" data-url=\"https://github.com/DynamoRIO/dynamorio/issues/6835\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/DynamoRIO/dynamorio/pull/6835/hovercard\" href=\"https://github.com/DynamoRIO/dynamorio/pull/6835\">#6835</a>)"}},{"before":"de19afa0d587e734a8f4fe4e5c159d544b18c6ab","after":"a929e2344aedb2ddf1ed7e81f24403a7f2022892","ref":"refs/heads/i#2626-add_aarch64_attrib_registers","pushedAt":"2024-06-04T09:11:29.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i#2626-add_aarch64_attrib_registers","shortMessageHtmlLink":"Merge branch 'master' into i#2626-add_aarch64_attrib_registers"}},{"before":"8419c47da160e85ba7b45ec5d05d73af9822e5dc","after":"51e439fe1e13e68c6ee6460a8166c773eabf405c","ref":"refs/heads/master","pushedAt":"2024-06-04T07:47:41.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ksco","name":"Yang Liu","path":"/ksco","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15257961?s=80&v=4"},"commit":{"message":"i#3544 RV64: Implements proc_has_feature() for vector extension (#6836)\n\nDetects RISC-V vector extension support using SIGILL in\r\nsignal_arch_init(). Manually tested on real hardware.\r\n\r\nIssue: #3544","shortMessageHtmlLink":"i#3544 RV64: Implements proc_has_feature() for vector extension (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2330979819\" data-permission-text=\"Title is private\" data-url=\"https://github.com/DynamoRIO/dynamorio/issues/6836\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/DynamoRIO/dynamorio/pull/6836/hovercard\" href=\"https://github.com/DynamoRIO/dynamorio/pull/6836\">#6836</a>)"}},{"before":null,"after":"de19afa0d587e734a8f4fe4e5c159d544b18c6ab","ref":"refs/heads/i#2626-add_aarch64_attrib_registers","pushedAt":"2024-06-03T11:29:21.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum\n\nRegisters like ID_AA64ISAR0_EL1 are readable at EL0 on Linux, but are\nnot included in the DR_REG enum as this only includes EL0 registers.\n\nThis means that MRS instructions that read these registers will not\nbe disassembled in the normal way in the DR log.\n\nIssue: #2626","shortMessageHtmlLink":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEYOAo0QA","startCursor":null,"endCursor":null}},"title":"Activity · DynamoRIO/dynamorio"}